UPOZORNĚNÍ: Jsou dostupné studijní plány pro následující akademický rok.

Testing and Reliability

Login to KOS for course enrollment Display time-table
Code Completion Credits Range Language
NIE-TSP Z,ZK 5 2P+2C English
Garant předmětu:
Petr Fišer
Petr Fišer
Martin Daňhel, Petr Fišer
Department of Digital Design

Students will gain knowledge about circuit testing and about methods for increasing reliability and security. They will get practical skills to be able to prepare a test set with the help of the intuitive path sensitization and to use an ATPG for automatic test generation. They will be able to design easily testable circuits and systems with built-in-self-test equipment. They will be able to compute, analyze, and control the reliability and availability of the designed circuits.


Digital IC design (BIE-SAP).

Syllabus of lectures:

1. Introduction, terminology, defects, faults

2. Test generation for combinational circuits

3. Automatic Test Patterns Generation algorithms (ATPG)

4. Sequential circuits testing, fault simulation

5. Dependability, increasing dependability

6. Dependability models, dependability computation

7. Design for testability

8. Sequential circuit testing - scan design

9. Interconnect testing, SoC and NoC testing

10. Built-in self-test (BIST)

11. Test compression

12. Memory and FPGA testing

Syllabus of tutorials:

1. Introduction to the course

2. Faults in digital circuits

3. Tests generation for combinational circuits, D-Algorithm

4. ATPG Atalanta, Boolean Differential calculus

5. SAT-based ATPG

6. Testing of sequential circuits

7. Reliability Block Diagrams

8. Markov reliability models

9. Fault Tree Analysis and other reliability models

10. Reliability standards

11. Assessment test, BIST design

12. Assessment

Study Objective:

Students will gain an overview of circuit testing and methods for increasing reliability and dependability. Students will understand the complexity of fault detection, fault localization, reliability evaluation, and enhancement by solving practical examples and projects. They will be able to optimize the trade-off between introduced redundancy and the measure of testability and dependability of the proposed system. Students will obtain a competence for getting a position of testing engineer in the teams working on complex digital designs.

Study materials:

1. Novák, O. - Gramatová, E. - Ubar, R. : Handbook of Testing Electronic Systems. ČVUT, 2005. ISBN 80-01-03318-X.

2. Velazco, R. - McMorrow, D. - Estela, J. : Radiation Effects on Integrated Circuits and Systems for Space Applications. Springer, 2019. ISBN 978-3-030-04660-6.

3. Navabi, Z. : Digital System Test and Testable Design. Springer, 2011. ISBN 978-1-4419-7547-8.

4. da Silva, F. - McLaurin, T. - Waayers, T. : The Core Test Wrapper Handbook: Rationale and Application of IEEE Std. 1500. Springer, 2006. ISBN 978-0-387-34609-0.

Further information:
Time-table for winter semester 2023/2024:
Time-table is not available yet
Time-table for summer semester 2023/2024:
Time-table is not available yet
The course is a part of the following study plans:
Data valid to 2024-04-22
Aktualizace výše uvedených informací naleznete na adrese https://bilakniha.cvut.cz/en/predmet6625606.html