CZECH TECHNICAL UNIVERSITY IN PRAGUE
STUDY PLANS
2023/2024

# Seminars on Digital Design

Code Completion Credits Range
PI-SCN ZK 4 2P+1C
Garant předmětu:
Petr Fišer
Lecturer:
Petr Fišer
Tutor:
Petr Fišer
Supervisor:
Department of Digital Design
Synopsis:

This subject deals with problems of realization and implementation of digital circuits - both combinational and sequential. Basic means of description of digital circuits and basic logic synthesis and optimization algorithms are described. Basics of EDA (Electronic Design Automation) systems are given, together with combinatorial problems emerging in EDA.

Requirements:

Digital system design master courses knowledge.

Syllabus of lectures:

1. Representations of logic functions

2. Binary decision diagrams (BDDs), structures derived from

3. Other representations of logic functions and digital circuits

4. Two-level minimization

5. Multi-level logic synthesis, decomposition - algebraic methods

6. Multi-level logic synthesis, decomposition - Boolean methods

7. Exploiting don't cares in multi-level logic synthesis and optimization

8. Sequential circuits synthesis. Automata theory. Decomposition, automata realization. Sequential circuits optimization

9. Asynchronous circuits

10. Technology mapping, timing models

11. Contemporary synthesis - ABC

12. Combinatorial problems in EDA systems

Syllabus of tutorials:

1. Binary decision diagrams (BDDs)

2. Two-level functions descriptions. PLA. Espresso and other two-level minimizers

3. Multi-level functions descriptions. Blif. Logic synthesis and optimization tool SIS

4. Logic synthesis and optimization tool ABC

5. SAT problem, solvers. Circuit-SAT conversion

6. Equivalence checking

Study Objective:

This subject will extend practical and theoretical skills obtained from „PCS“ and „NPVS“ master courses by recent and new trends in digital design field of research and practice.

Study materials:

G. D. Hachtel, F. Somenzi: „Logic Synthesis and Verification Algorithms“, Kluwer Academic Pub, 1996, 564 p.

S. Hassoun, T. Sasao, „Logic Synthesis and Verification“, Boston, MA, Kluwer Academic Publishers, 2002, 454 p.

Proceedings of conferences of digital design, e.g. DAC, DATE, DDECS, DSD, ISWBP, etc.

Note:
Further information:
https://moodle-vyuka.cvut.cz/course/view.php?id=5040
Time-table for winter semester 2023/2024:
Time-table is not available yet
Time-table for summer semester 2023/2024:
Time-table is not available yet
The course is a part of the following study plans:
Data valid to 2024-06-18
Aktualizace výše uvedených informací naleznete na adrese https://bilakniha.cvut.cz/en/predmet1602506.html