Logo ČVUT
CZECH TECHNICAL UNIVERSITY IN PRAGUE
STUDY PLANS
2025/2026

Embedded Hardware

The course is not on the list Without time-table
Code Completion Credits Range Language
ANI-EHW Z,ZK 5 2P+2C Czech
Course guarantor:
Lecturer:
Tutor:
Supervisor:
Department of Digital Design
Synopsis:
Requirements:
Syllabus of lectures:

1. Hardware as an implementation platform. Terminology, domains, abstraction levels.

2. Throughput and time in digital systems. Clock domains. System radius

3. System Level and Register Transfer Level specifications. Model-based engineering, system-level models.

4. Parallel computation in dedicated hardware, computation scaling, optimality criteria.

5. Communications in small-radius systems. Transaction protocols.

6. Switching networks. Optimum communication design.

7. Power estimation, power reduction.

8. Communication in large-radius systems. Industrial interfaces. Advanced serial communication.

9. Communication in large-radius systems. Networks on a chip.

10. FPGA technology overview, resources, programming, application.

11. Timing and power management at system level.

12. Processors and FPGAs, cores, SoC

13. FPGA: input and output, signalling standards, serialization

Syllabus of tutorials:
Study Objective:
Study materials:

1. Gu, C.: Building Embedded Systems: Programmable Hardware. Apress, 2016. ISBN 9781484219188.

2. Barkalov, A. - Titarenko, L. - Mazurkiewicz, M.: Foundations of Embedded Systems. Springer, 2019. ISBN 3030119602.

3. Mohit, A.: Embedded System Design: Introduction to SoC System Architecture. Learning Bytes Publishing, 2016. ISBN 0997297204.

Note:
Further information:
https://courses.fit.cvut.cz/NI-EHW/
No time-table has been prepared for this course
The course is a part of the following study plans:
Data valid to 2026-05-23
For updated information see http://bilakniha.cvut.cz/en/predmet1254088899405.html