Logo ČVUT
ČESKÉ VYSOKÉ UČENÍ TECHNICKÉ V PRAZE
STUDIJNÍ PLÁNY
2023/2024
UPOZORNĚNÍ: Jsou dostupné studijní plány pro následující akademický rok.

Computer Units

Předmět není vypsán Nerozvrhuje se
Kód Zakončení Kredity Rozsah Jazyk výuky
BIE-JPO Z,ZK 5 2P+2C anglicky
Garant předmětu:
Přednášející:
Cvičící:
Předmět zajišťuje:
katedra číslicového návrhu
Anotace:

Students are acquainted with the internal structure and organization of computer units and their interfacing with the environment. They also learn the organization of various memory types (main memory, LIFO, FIFO and CAM), design methodology of control units and basic principles of bus communication. Students get skills needed for computer engineers.

Požadavky:

Basic knowledge of the structure and architecture of a digital computer, design principles for combinational and sequential circuits, binary arithmetic, principles of computer memory.

Osnova přednášek:

1. Organization and structure of von Neumann computers.

2. Binary adders, subtractors, and shifters.

3. Arithmetic and logic unit of a simple processor.

4. Control unit and controllers; microprogrammed control unit.

5. Wired control unit.

6. Binary multiplication and division and their implementation.

7. Floating point representation.

8. Basic principles of error detection and correction.

9. Linear and cyclic codes.

10. Main memory - possible organizations and interfaces.

11. Other internal memories, their organization and use - addressable memories, LIFO, FIFO, CAM.

12. I/O units and their control - DMA, channels and I/O processors.

13. Buses - types, modes, arbitration.

Osnova cvičení:

1. Number systems, conversions and operations.

2. Representations of negative numbers.

3. Simple processor - instructions, machine code, data part.

4. Simple processor - instruction cycle, interface.

5. Simple processor - microprogramming.

6. Simple processor - demonstration of a microprogram.

7. Wired controller design.

8. Multipliers and dividers.

9. Floating point representation.

10. [2] Design of a processor component on FPGA.

11. Demonstration of the designed processor component.

12. Error detection codes.

Cíle studia:

The module teaches future computer engineers the way how to design their own processors for a specific purpose, what units must be contained in a processor or a computer, and how these units communicate. Everything is demonstrated in hands-on experiments with FPGA and simulators.

Studijní materiály:

1. Hennesy, J. L., Patterson, D. A. ''Computer Architecture: A Quantitative Approach, Third Edition''. Morgan Kaufmann, 2002. ISBN 1558605967.

2. Tanenbaum, A. S. ''Structured Computer Organization (5th Edition)''. Prentice Hall, 2005. ISBN 0131485210.

3. Stallings, W. ''Computer Organization and Architecture: Designing for Performance (7th Edition)''. Prentice Hall, 2005. ISBN 0131856448.

4. Hamacher, C., Vranesic, Z., Zaky, S. ''Computer Organization''. McGraw-Hill, 2001. ISBN 0072320869.

Poznámka:

Information about the course and courseware are available at https://courses.fit.cvut.cz/BIE-JPO/

Další informace:
https://courses.fit.cvut.cz/BIE-JPO/
Pro tento předmět se rozvrh nepřipravuje
Předmět je součástí následujících studijních plánů:
Platnost dat k 27. 3. 2024
Aktualizace výše uvedených informací naleznete na adrese https://bilakniha.cvut.cz/cs/predmet1450006.html