Logo ČVUT
Loading...
CZECH TECHNICAL UNIVERSITY IN PRAGUE
STUDY PLANS
2011/2012

Advanced Computer Architectures

Login to KOS for course enrollment Display time-table
Code Completion Credits Range Language
A4M36PAP Z,ZK 6 2+2c Czech
Lecturer:
Miroslav Šnorek (gar.), Michal Štepanovský
Tutor:
Miroslav Šnorek (gar.), Michal Štepanovský
Supervisor:
Department of Computer Science and Engineering
Synopsis:

The knowledge in the field of modern computer architecture will be deepened in this course. Mainly the architecture of nowadays processors utilizing instruction and/or thread level parallelism and advanced pipelining is in the center of our attention. Emphasis will be devoted to the quantitative system description and price/achievement ratio evaluation.

Requirements:
Syllabus of lectures:

1.Introduction to the modern computer architecture, basic terminology and trends

2.RISC processor pipelined architecture, hazards and their solutions

3.Complex pipelined instructions, interrupts

4.Generic superscalar architecture

5.Superscalar architecture with dynamic and speculative instruction execution planning

6.VLIW and EPIC processors

7.Advanced memory subsystem design, cache and virtual memory subsystem

8.System architecture design, multi-processor architecture

9.Memory coherence in multiprocessor systems

10.Consistence models, LD/ST instruction execution rules

11.ILP limits, multithreading

12. Peripheral interfacing

13.Data paths sharing, throughput and delay

14.Architecture perspectives

Syllabus of tutorials:

1.Introduction, semester project assignment

2.Instruction set and compilation

3.Pipelined processor simulator

4.Optimization algorithms for pipelined processor

5.Superscalar processor simulator

6.Intro of semester projects presentation

7.-11. Semester projects processing

12.-14. Semester projects presentation and defense

Study Objective:

The course increases the knowledge in the field of modern computer architecture.

Study materials:

1.Hennesy, J. L., Patterson, D. A.: Computer Architecture : A Quantitative Approach, Third Edition, San Francisco, Morgan Kaufmann Publishers, Inc., 2002

2.Dezso Sima et. al. Advanced Computer Architectures : A Design Space Approach, New York, Addison Wesley Longman Inc. 1997

3.Shen, J.P., Lipasti, M.H.: Modern Processor Design : Fundamentals of Superscalar Processors, First Edition, New York, McGraw-Hill Inc., 2004

4.Shriver, B.D., Smith B.:The Anatomy of a High-Performance Microprocessor: A System Perspective, Los Alamitos, IEEE Computer Society, 1998

Note:
Time-table for winter semester 2011/2012:
06:00–08:0008:00–10:0010:00–12:0012:00–14:0014:00–16:0016:00–18:0018:00–20:0020:00–22:0022:00–24:00
Mon
Tue
roomT2:C3-340
Šnorek M.
09:15–10:45
(lecture parallel1)
Dejvice
Posluchárna
Fri
Thu
roomKN:E-302
Štepanovský M.
14:30–16:00
(lecture parallel1
parallel nr.101)

Karlovo nám.
HW labor.
roomKN:E-302
Štepanovský M.
16:15–17:45
(lecture parallel1
parallel nr.102)

Karlovo nám.
HW labor.
roomKN:E-302
Štepanovský M.
18:00–19:30
(lecture parallel1
parallel nr.103)

Karlovo nám.
HW labor.
Fri
Time-table for summer semester 2011/2012:
Time-table is not available yet
The course is a part of the following study plans:
Generated on 2012-7-9
For updated information see http://bilakniha.cvut.cz/en/predmet12586904.html