Logo ČVUT
Loading...
CZECH TECHNICAL UNIVERSITY IN PRAGUE
STUDY PLANS
2011/2012

Architectures for Real Time Implementation

Login to KOS for course enrollment Display time-table
Code Completion Credits Range Language
XP31ART ZK 4 2+2s Czech
Lecturer:
Jakub Šťastný, Vratislav Davídek (gar.)
Tutor:
Jakub Šťastný, Vratislav Davídek (gar.)
Supervisor:
Department of Circuit Theory
Synopsis:

Architectures of central processing units and synthesis of data paths for DSP. Implementation strategies of DSP algorithms. Influence of algorithm modification on the implementation processing time. Sequential and parallel processing. Numerical characteristics of algorithms. Implementation alternatives, dedicated hardware and programmable signal processors. Architectures of digital signal processors with fixed point and floating points. Developments tools for real time processing. Analysis of real time implementation of FFT, digital filters and special algorithms for communications.

Requirements:
Syllabus of lectures:
Syllabus of tutorials:
Study Objective:
Study materials:

[1] Jackson, L.B.: Digital Filters and Signal Processing, Third Edition with MATLAB Exercises, Kluwer Academic Publishers, Inc., Norwell, MA, 1996

Note:
Time-table for winter semester 2011/2012:
Time-table is not available yet
Time-table for summer semester 2011/2012:
Time-table is not available yet
The course is a part of the following study plans:
Generated on 2012-7-9
For updated information see http://bilakniha.cvut.cz/en/predmet12038904.html