Logo ČVUT
Loading...
CZECH TECHNICAL UNIVERSITY IN PRAGUE
STUDY PLANS
2011/2012

Programmable Devices

The course is not on the list Without time-table
Code Completion Credits Range
XD36POB Z,ZK 4 14+4s
Lecturer:
Tutor:
Supervisor:
Department of Computer Science and Engineering
Synopsis:

Programmable devices enable the use of custom devices even in small-scale

production. Anything from simple decoder to complex processor can be

realized in a simple laboratory. The course informs about device types,

their construction principles, feasibility for particular application, and

design methodologies using CAD software.

Requirements:

Successful presentation of both appointments, documented participation at the work.

Syllabus of lectures:

1. Makimoto's wave, digital design styles and their comarison

2. Technologies of programmable devices, programming circuitry

3. Devices with sum-of-products architecture (SPLD, CPLD, XPLA)

4. Design techniques for SPLD and CPLD

5. FPGA devices - an overview

6. FPGA architectures, the granularity problem

7. Programmable blocks in FPGA devices

8. Programmable interconnection in FPGA devices

9. Design techniques for FPGA devices

10. Application-specific FPGA devices, devices and design techniques for low-power operation

11. The interoperation and communication of an FPGA block with the rest of the chip - a quantitative analysis

12. Dynamically reconfigured systems

13. Codesign techniques and design for dynamically reconfigured systems

14. Typical applications

Syllabus of tutorials:

Seminars marked „assignment“ consist of individual work at the lab, consulting the lecturer

1. Simple design and verification tools for CPLD/SPLD

2. Technology demonstration, 1st assignment given (design and verification)

3. 1st assignment

4. 1st assignment

5. Presentation of the 1st assignment

6. Physical design tools for FPGA, explanation and demonstration

7. Simple experiment with FPGA physical design

8. System level design tools, the target platform, 2nd assignment given (system level design)

9. 2nd assignment

10. 2nd assignment

11. 2nd assignment

12. 2nd assignment

13. Presentation of the 2nd assignment

14. Presentation of the 2nd assignment

Study Objective:
Study materials:

1. Brown, S. D., Francis, R. j., Rose, J., Vranesic, Z. G.:

Field-Programmable Gate Arrays, Kluwer 1992

This book is outdated. I have heard that prof. Rose writes a newer one, due

in 2004

Note:
Further information:
No time-table has been prepared for this course
The course is a part of the following study plans:
Generated on 2012-7-9
For updated information see http://bilakniha.cvut.cz/en/predmet11667104.html