Logo ČVUT
Loading...
CZECH TECHNICAL UNIVERSITY IN PRAGUE
STUDY PLANS
2011/2012

FPGA Applications

The course is not on the list Without time-table
Code Completion Credits Range Language
X38APH KZ 3 3s Czech
Lecturer:
Tutor:
Supervisor:
Department of Measurement
Synopsis:

After a brief introduction of the FPGA technology and structure the labs are focused on getting a practical experience about FPGA usage, features, use of the FPGA development (CAE) tools and simple functional blocks implementation. The second part of laboratory education is appointed for the individual student projects that implement SOC (system on chip) devices either from the list of recommended applications or any private design. The breadboards with the FPGA are available.

Requirements:
Syllabus of lectures:
Syllabus of tutorials:

1. Introduction into FPGA technology, simple initial project.

2. Logic and arithmetic functions in VHDL; parallel domain programming.

3. Sequential domain programming - processes, flip-flops, counters.

4. Design simulation using test vectors or test bench in ModelSim.

5. State automata - VHDL implementation.

6. Internal and external RAM in VHDL projects.

7. Individual work. (MP3 player, simple „computer“ game, communication controller, ...)

8. Individual work.

9. Individual work.

10. Individual work.

11. Individual work.

12. Individual work.

13. Individual work.

14. Evaluation of results, assessment.

Study Objective:
Study materials:

1. Pellerin, D., Taylor, D.: VHDL made easy. Prentice Hall, 1997

2. www.altera.com

3. www.xilinx.com

4. www.actel.com

5. www.latticesemi.com

Note:
Further information:
No time-table has been prepared for this course
The course is a part of the following study plans:
Generated on 2012-7-9
For updated information see http://bilakniha.cvut.cz/en/predmet11598104.html