Logo ČVUT
Loading...
CZECH TECHNICAL UNIVERSITY IN PRAGUE
STUDY PLANS
2011/2012

Logic Control

The course is not on the list Without time-table
Code Completion Credits Range
X35LOR Z,ZK 5 2+2s
Lecturer:
Richard Šusta (gar.), Jiří Bayer (gar.)
Tutor:
Richard Šusta (gar.), Jiří Bayer (gar.), Zdeněk Bäumelt, Roman Čapek, Martin Hlinovský, Jan Kelbel, František Vacek
Supervisor:
Department of Control Engineering
Synopsis:

Subject is introduction to application automata theory, logic system designe and logic (binary) control. Subject describe common problematics of logic systems and their relation to automata theory, synthesis of combinational and sequential logic circuits including practical realization means, binary control of technological plants, control algorithms designe and professional HW and SW means of binary control. Next informations on web page http://dce.felk.cvut.cz/lor/

Requirements:

sets operations, basic electronic systems

Syllabus of lectures:

1.Finite state machines as mathematic models of logic systems.

2.Combinational logic systems. Synthesis of combinational logic circuits.

3.Sequential logick systems. Synthesis of asynchronous sequential logic circuits I

4.Synthesis of asynchronous sequential logic circuits II

5.Synthesis of asynchronous, synchronous, pusle-input circuits with flip-flops

6.Synthesis of sequential logic circuits controled by CLK.

7.Realization means of logic systems, TTL,CMOS, circuits MSI,LSI.

8.Programmable logic devices PLD, GAL, iPLSI, XILLINX. Designe and realization

9.Logic control. Aim formulation and control algorithms. Directive and feedback control.

10.Controller of logic control system. Microprogram-controlled automata.

11.Programmable logic controllers PLC, structure, characteristics and programming.

12.Petri nets, Grafcet. Formaly description of discrete event systems.

13.Automata and languages, regulary expressions. Automata implementation for text analysis.

14.Example of implementation logic control.

Syllabus of tutorials:

1.Introduction, organization, safety, tasks description.

2.Synchronous logic circuits designe - specimen

3.Synchronous logic circuits designe on LOGO PLC

4.Synchronous logic circuits designe on TTL.

5.Asynchronous logic circuits designe

6.Asynchronous logic circuits designe on LOGO PLC

7.Asynchronous logic circuits designe on TTL

8.Test: Asynchronous logic circuits designe

9.Automata machine by means of controller, PLC and GAL.

10.Controller designe on GAL I.

11.Controller designe on GAL II.

12.Controller designe on PLC I.

13.Controller designe on PLC II

14.Assessment

Study Objective:
Study materials:

1.Bayer, J., Hanzálek, Z., Šusta, R.: Logické systémy pro řízení. Skripta, ČVUT, Praha 2000

2.Douša J., Jáneš,V.: Teorie automatů. Skripta ČVUT, Praha 1988

3.Frištacký, N. a kol.: Logické systémy. SNTL, Praha 1986

4.Bokr, J. a kol.: Logické řízení technologických procesů. SNTL, Praha 1987

5.Booth, T.L.: Sequential Machines and Automata Theory. John Wiley and Sons, NY 1967

Note:
Further information:
No time-table has been prepared for this course
The course is a part of the following study plans:
Generated on 2012-7-9
For updated information see http://bilakniha.cvut.cz/en/predmet11588004.html