Logo ČVUT
Loading...
CZECH TECHNICAL UNIVERSITY IN PRAGUE
STUDY PLANS
2011/2012

Programmable IC Design

Login to KOS for course enrollment Display time-table
Code Completion Credits Range Language
XP34PIC ZK 4 4+0s Czech
Lecturer:
Pavel Hazdra (gar.)
Tutor:
Pavel Hazdra (gar.)
Supervisor:
Department of Microelectronics
Synopsis:

IC's, reasons for integration, processes and methods of IC design. Custom IC's, programmable IC's. PICs with AND-OR matrices (PLD). Higher grade PLD-CPLD structures; architecture, logical blocks, interconnections. Programmable gate arrays (PGA) - principles, internal architecture. LCA-type PGA, „fine grain“ structures. Tools for automated PIC design. Description of the PIC by a schematic diagram. The VHDL language for CPLD and PGA. Design of basic logic blocks in CPLD and PGA structures. Methods of PIC design, distribution to blocks. Data paths analysis, timing, testability. Advanced PICs: re-configurable and mixed-mode structures. PIC choice strategy and economics of PIC-based design.

Requirements:

c

Syllabus of lectures:

1. IC's, reasons for integration, processes and methods of IC design

2. Custom IC's, programmable IC's

3. PICs with AND-OR matrices (PLD)

4. Higher grade PLD-CPLD structures; architecture, logical blocks, interconnections

5. Programmable gate arrays (PGA) - principles, internal architecture

6. LCA-type PGA, „fine grain“ structures

7. Tools for automated PIC design

8. Description of the PIC by a schematic diagram

9. The VHDL language for CPLD and PGA

10. Design of basic logic blocks in CPLD and PGA structures

11. Methods of PIC design, distribution to blocks

12. Data paths analysis, timing, testability

13. Advanced PICs: re-configurable and mixed-mode structures

14. PIC choice strategy and economics of PIC-based design

Syllabus of tutorials:

n

Study Objective:
Study materials:

1. P.P. Chu, RTL Hardware Design Using VHDL : Coding for Efficiency, Portability, and Scalability, Wiley-IEEE Press, 2006, ISBN-0471720925.

2. S. Lee, Advanced Digital Logic Design Using VHDL, State Machines, and Synthesis for FPGA's, Thomson-Engineering, 2005, ISBN-0534466028.

Note:
Time-table for winter semester 2011/2012:
Time-table is not available yet
Time-table for summer semester 2011/2012:
Time-table is not available yet
The course is a part of the following study plans:
Generated on 2012-7-9
For updated information see http://bilakniha.cvut.cz/en/predmet11433104.html