Logo ČVUT
ČESKÉ VYSOKÉ UČENÍ TECHNICKÉ V PRAZE
STUDIJNÍ PLÁNY
2019/2020

Digital Engineering

Předmět není vypsán Nerozvrhuje se
Kód Zakončení Kredity Rozsah Jazyk výuky
AE2B99DIT Z,ZK 5 2P + 2L
Přednášející:
Cvičící:
Předmět zajišťuje:
katedra telekomunikační techniky
Anotace:

In this course, students will learn design principles for combinational and sequential digital circuits, using TTL components as well as field programmable gate arrays. The functional design using standard mathematical description and VHDL will be used for designing and realization of various digital circuits. The laboratory classes will be arranged as a set of laboratory tasks and practical examples. Some laboratory lessons will be focused on VHDL and its application for realization of basic digital circuits using FPGAs, their simulations and emulations as well as creating more advanced digital blocks.

Požadavky:

The prerequisite is the knowledge on basic mathematic operations at the high school level.

Osnova přednášek:

1. Binary number system. Operations in binary system. Binary codes (BCD, Gray).

2. Boolean algebra. Truth tables. De Morgan transformations. Logic functions.

3. Implementation of logic functions, K- maps, logic gates.

4. Larger (5 and 6-variable) Karnaugh maps for minimization of logic functions.

5. Technologies for HW implementation - TTL, CMOS. Combinational logic circuits.

6. Multiplexers and demultiplexers. Complete 4-bit and 8-bit multiplexer design.

7. Equality comparator, 3-state function. Combinational decoder.

8. Sequential logic circuits. Finite state machine. Design stages.

9. Mealy machine, Mealy machine. Case studies.

10. Latching components and flip-flops. RS-latch, D-type flip-flop. Binary adders.

11. Programmable devices, FPGA, hardware description languages, VHDL.

12. Automatic regulation. Non-contradicting sequential logic. Registers, shifters.

13. Implementation of logical circuits in VHDL.

14. Summary for examination.

Osnova cvičení:

1. Introduction, introduction into laboratory tasks, conditions for credits.

2. Number systems, arithmetical operations in number systems.

3. Boolean algebra, logic functions, expression of logic functions.

4. Karnaugh maps. Minimization and implementation of logic functions.

5. Combinational logic circuits - design and implementation on FPGA (Schematics).

6. Multiplexers - design and implementation.

7. Test 1. Designing combinational logic circuits.

8. Sequential logic circuits, case studies.

9. Basic blocks in VHDL, modules, ports, signals.

10. RS-latch, D-type flip-flop. Binary adders.

11. Simulation of combinational circuits using VHDL.

12. Simulation of sequential circuits using VHDL.

13. Test II. Designing sequential logic circuits.

14. Assessment, credits.

Cíle studia:

The goal of this course is to introduce combinational and sequential logic circuits implemented on TTL compoments as well as modern field programmable gate arrays programmed in VHDL.

Studijní materiály:

[1] GREGG, J.: Ones and Zeros: Understanding Boolean Algebra, Digital Circuits, and the Logic of Sets (IEEE Press Understanding Science & Technology Series), 1998

[2] CHU, PONG P.: FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version, Wiley-Interscience; 1 edition, 2008

[3] PEDRONI, V.: Circuit Design and Simulation with VHDL, MIT Press, 2010

[4] STANKOVIC, R., ASTOLA, J.: From Boolean Logic to Switching Circuits and Automata: Towards Modern Information Technology (Studies in Computational Intelligence), Springer, 2011

[5] WHITESITT, J.: Boolean Algebra and Its Applications (Dover Books on Computer Science), 2010

[6] FABRICIUS, E.: Digital Design and Switching Theory CRC Press; 1 edition, 1992

Poznámka:

2 lectures + 2 exercises

Další informace:
https://moodle.fel.cvut.cz/courses/AE2B99DIT
Pro tento předmět se rozvrh nepřipravuje
Předmět je součástí následujících studijních plánů:
Platnost dat k 6. 12. 2019
Aktualizace výše uvedených informací naleznete na adrese http://bilakniha.cvut.cz/cs/predmet12808304.html